
Complete Direct-Conversion L-Band Tuner
Table 2. N-Divider MSB Register (Address: 0x00)
BIT NAME
FRAC
N[14:8]
BIT LOCATION (0 = LSB)
7
6 –0
DEFAULT
1
0000000
FUNCTION
Users must program to 1 upon powering up the device.
Sets the most significant bits of the PLL integer-divide number (N). N can
range from 19 to 251.
Table 3. N-Divider LSB Register (Address: 0x01)
BIT NAME
N[7:0]
BIT LOCATION (0 = LSB)
7 –0
DEFAULT
00100011
FUNCTION
Sets the least significant bits of the PLL integer-divide number. N can range
from 19 to 251.
Table 4. Charge-Pump Register (Address: 0x02)
BIT NAME
CPMP[1:0]
CPLIN[1:0]
F[19:16]
BIT LOCATION (0 = LSB)
7 –6
5 –4
3 –0
DEFAULT
00
00
0010
FUNCTION
Charge-pump minimum pulse width. Users must program to 00 upon
powering up the device.
Controls charge-pump linearity. Users must program to 01 upon powering
up the device.
Sets the 4 most significant bits of the PLL fractional divide number.
Default value is F = 194,180 decimal.
Table 5. F-Divider MSB Register (Address: 0x03)
BIT NAME
F[15:8]
BIT LOCATION (0 = LSB)
7 –0
DEFAULT
11110110
FUNCTION
Sets the most significant bits of the PLL fractional-divide number (F).
Default value is F = 194,180 decimal.
Table 6. F-Divider LSB Register (Address: 0x04)
BIT NAME
F[7:0]
BIT LOCATION (0 = LSB)
7 –0
DEFAULT
10000100
FUNCTION
Sets the least significant bits of the PLL fractional-divide number (F).
Default value is F = 194,180 decimal.
Table 7. XTAL Buffer and Reference Divider Register (Address: 0x05)
BIT NAME
BIT LOCATION (0 = LSB)
DEFAULT
FUNCTION
Sets the crystal-divider setting.
000 = Divide by 1.
001 = Divide by 2.
XD[2:0]
7 –5
000
011 = Divide by 3.
100 = Divide by 4.
101 through 110 = All divide values from 5 (101) to 7 (110).
111 = Divide by 8.
Sets the PLL reference-divider (R) number. Users must program to 00001
R[4:0]
4 –0
00001
upon powering up the device.
00001 = Divide by 1; other values are not tested.
11